The Advanc-d Photon Source (APS) accelerator facility is made up of five major subsystems in addition to the linac: the positron accumulator ring (PAR), low energy transport (LET), booster synchrotron (SYNCH), high energy aansport (HET), and the storage ring (SR). Each subsystem has multiple magnet and power supply combinations, some requiring multiple modes of operation. These magnet and power supply combinations are computer controlled and monitored. The power supply control unit (PSCU) is the first layer of hardware and software directly above the power supply itself and is described in this paper. The description includes the basic philosophy for each mode of operation and how it influences the topology and means of implementing control. The design of the analog reference blocks (ARBS) influenced the design of other custom functions as well as the feedback controls for vibration and other dynamic corrections. The command set supported by the PSCU is discussed.
I. INTRODUCTION
Four basic ideas form the control philosophy that determined the design of the power supply control unit (PSCU): 1) buy commercial rather than build, 2) use opticafiber transmission for digital signals, 3) use differential twisted shielded pairs for short off-card analog transmission, and 4) control analog reference via pulses to an UPDN counter feeding the reference digital-to-analog converter (DAC) to improve noise rejection. The PSCU is the first layer of hardware and software above the power supply itself. A typical rack with eight power supplies is controlled by one PSCU. Each PSCU is connected to the host computer via a two-tiered local area network (LAN) (see The host computer is connected via a 10-MBit/sec Ethemet LAN to VME-based Inputloutput Controllers (IOCs) distributed around the accelerator facility. The IOCs are connected to the PSCUs and other field instruments by a 375-KBit/s masterslave BitBus network. Each PSCU is connected to the power supplies it controls via custom cabling. The Ethemet and BitBus networks are implemented with optical fibers. All digital signals from and to the PSCU are optically coupled to improve noise immunity. To reduce the number of cables between the PSCU and the controlled power supplies, serial transmission of digital signals is used. Analog signals with 10-bit or less resolution are transmitted and received differentially using twisted pairs. A key function block is the analog reference block (ARB) located in the remote DAC/ADC board (see Figure 2 ). This design results from implementation of the fourth idea of the control philosophy, i.e. analog reference should change only as a result of counting UPDN pulses to assure smooth changes in the reference voltage.
Hardware
The PSCU is a 680xx microprocessor-based system housed in a 16-slot Eurocard chassis using a G-6-64/G-96 compatible bus. A 250-watt, built-in power supply provides +12 V and +5 V power to the chassis. The booster synchrotron has four types of dynamic sup plies, namely: dipole, quadrupole, sextupole, and correction supplies. A MC68030 25-MHz CPU board Gesmpu-30H is used for these. All other supplies use an MC68000 16-MHz CPU board Gessbs6-A.
BitBus Adapter
This card is the interface to the 375-KBit/s network between the IOCs and all PSCUs. This master/slave network implementation was chosen for its simplicity but with a standard communication protocol (transparent error correction). or as a group, waiting for an external trigger (SyncMode=l) before delivering the pulses. This card also provides the two quadrature clock pulse trains used by the pulse width modulated (PWM) chopper supplies. Its output consists of differential line drivers for optical couplers to provide isolation and reduced interference pickup.
ADC/DAC Interface (Custom)
This unit accepts pulse train input from up to eight remote ADCs/DACs. This allows the monitoring of analog signals of higher precision than that provided by the GESADC-3 described earlier, such as transductor or shunt signal. It enables the readback of the reference DAC's digital input. This card also allows selection of the control source for the DAC's input from the PSCU or some other external source (such as the Diagnostics group).
Arbitrary Function Generator (Custom)
The design of this arbitrary function generator (AFG) card is based on the design described in a paper published in the 199 1 PAC Proceedings entitled "Arbitrary function generator for APS injector synchrotron correction magnets," [23. The design is constrained by the way the analog reference block works. The idea is to control gating of the UP/DN pulses to the DAC counter in order to direct the analog output of the DAC to follow the desired function. The information that determines if a pulse is allowed to reach the UPDN counter as well as the direction (up/ dn) information is stored in a first-in-first-out (FIFO) memory of the appropriate depth.
It is worth mentioning that only two bits of information are needed to encode a point in the waveform for any DAC resolution compared to a full n-bit requirement for the conventional AFG design. As a consequence, the standard 9-bit FIFO can store information for four channels. This card is used to generate the reference analog voltage required by the dynamic supplies of the injector synchrotron.
Sofware Modules
The embedded application software that runs in the PSCU is a multi-tasking program written in the C language under Microware's OS-9 operating system. The modules that make up the application are the main, my-defs.h, pscu-9513.h, shmem.h, rs232, and bitbus modules. These modules, when compiled and linked together, produce the executable code burned into the application EPROMs.
main
This module initializes the hardware and software states of the PSCU. It creates the shared data block shmem and also forks (creates) the two tasks rs232 and bitbus.
my_defs.h
This module contains defined constants global to the program, such as board ID numbers, control port, and data port addresses for all cards in the PSCU. 1.22 pscu-9513.h Constants for programming master registers as well as counter mode registers for all timers are contained in this module.
shmemh
This is the data module created by main as part of program startup. It is a global module. 1.24 rs232 and bitbus These are the two tasks that support the full operation of the PSCU. The rs232 module supports the use of RS232-C for local control of the PSCU after local control is granted by the host while bitbus is intended for normal operation.
Command Set
All commands are associated with a power supply number. The standard command syntax of a PSCU command is: command <power supply #b cargumento argument1 ...arg umentn>. Below is a partial listing of the commands.
rampto <ps> <value>
Ramp <ps> to <value> where <value> is a decimal integer (i.e. 9000).
Set ramp rate divider of <ps> to cramprate> where cramprate> is an integer Set control byte of <ps> to chexvab where ehexvab is a hex byte (i.e. 8f).
Print hex byte content of input port. Figure 2 shows the typical magnet power supply control chain that starts from the VAX or SUN host, to the IOC, to the power supply control unit, down to the regulator and signal conditioning block. The PSCU communicates to each power supply using optically coupled digital signals and differential shielded twisted pairs for analog signal transmission.
The BitBus command packet transmitted to the PSCU contains the node address (rack number), the command code, power supply number ID, and the required parameter bytes appropriate for the command as well as the bytes required for the host communication protocol. The node address selects one of the 221 cabinet racks on top of the storage ring tunnel. Each rack has one PSCU that handles the operation and monitoring of six to eight magnevpower supply pairs. The message is sent according to a specific format, decoded into its various components (command, power supply #, and a p propriate parameter values), and used by the embedded P S W software to execute the command. All commands received are compared to a table of commands supported by the particular PSCU; an invalid command results in a null operation.
III. CONCLUSION
The control unit designed for the A P S power supplies tried to follow the control philosophy outlined buy rather than build, use optical/fiber coupling for digital signal transmissions and differential twisted shielded pairs for short off-card analog transmission, and control analog reference via UPDN pulses to a counter feeding the reference DAC. For certain functions, the desired features can only be supplied by custom design as in the cases of the Timer card, ADCDAC interface card, and the AFG card. However, custom design has allowed the use of dense, electrically programmable logic devices (EPLD) [3] that has resulted in reduced component counts which should, in turn, improve overall system reliability. 
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